



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/614,676	07/04/2003	Chin-Long Lin	68146241-005011	7315

60533 7590 02/20/2007  
TOLER SCHAFFER, LLP  
8500 BLUFFSTONE COVE  
SUITE A201  
AUSTIN, TX 78759

EXAMINER
----------

STIGLIC, RYAN M

ART UNIT	PAPER NUMBER
----------	--------------

2111

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	02/20/2007	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

<b>Office Action Summary</b>	Application No. 10/614,676	Applicant(s) LIN ET AL.	
	Examiner Ryan M. Stiglic	Art Unit 2111	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 28 November 2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☐ Claim(s) \_\_\_\_\_ is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 19-26 and 29-39 is/are allowed.
- 6) ☐ Claim(s) \_\_\_\_\_ is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 04 July 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

### **DETAILED ACTION**

1. Claims 19-26 and 29-39 are pending and have been examined.
2. Claims 19-26 and 29-39 are rejected.

### ***Response to Arguments***

3. Applicant's arguments filed November 28, 2006 have been fully considered but they are not persuasive. Applicant alleges claims 19-20, 22-26 and 29-39 are allowable because "Wilkie teaches away from allowing a user to dynamically adjust the relative priorities of multiple functional devices by dynamically adjusting multiple priority access values." The Examiner respectfully disagrees. The Office Action dated September 18, 2006, page 5, explicitly recites a citation of Wilkie where the reference states "...so that the user may dynamically alter the relative priorities of several resources (col. 4, ll. 44-46)." Thus claim 19 is not allowable over the combination of Hewitt in view of Wilkie.
4. In response to applicant's arguments dated August 29, 2006, the OFFICIAL NOTICE with respect to claim 21 was taken to be an admission of prior art because "applicant either failed to traverse the examiner's assertion of official notice or the traverse was inadequate...in this instance applicant merely alleges claim 21 is allowable because it depends from claim 19...[see MPEP §2144.03]" However, in an effort to create a clear record the Examiner respectfully traverses applicant's bold challenge of Official Notice (see applicant's arguments page 8, "Additionally, the Office has provided no reference supporting its assertion...") by evidencing Yakashiro (US Patent No. 6,226,702). Yakashiro discloses selecting a competing resource whose request counter reads either the lowest or highest value is well known to those skilled in

Art Unit: 2111

the art (see col. 24, ll. 19-42). Choosing a smallest value instead of a largest value is merely an alternative implementation that one of ordinary skill in the art at the time of applicant's invention would have found obvious to implement.

***Claim Rejections - 35 USC § 103***

5. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

6. Claims 19-20 and 22-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hewitt et al. (US005956493A) in view of Wilkie (US 5,083,261).

Hewitt discloses a method of managing a memory bus, the method comprising: receiving a first memory access request from a first request agent that represents a first functional device and a second memory access request from a second request agent that represents a second functional device (col. 3, line 61 – col. 4, line 10; Each requesting device has a unique REQ# signal); loading a first access priority value into a first counter timer, wherein the first access priority value corresponds to a processing function (As previously stated by the Examiner in the Office Action dated March 6, 2006, "In any priority based arbitration system the assignment of priorities to devices of a computer system is performed with regards to the severity of the function performed by a device (page 2)." "In other words a device that is given priority because it requires a larger bandwidth is given priority because the *processing function* of a particular device requires the larger bandwidth." The Hewitt supports this assertion by the Examiner when stating, "...real time bus masters which require quick access to the bus may be programmed with

Art Unit: 2111

an initial count value (priority value) which is relatively low (indicating a higher priority)...” in addition “...bus masters which can withstand longer latencies in obtaining the bus may be programmed with initial count values which are higher (indicating a lower priority) (col. 5, ll. 50-62).” Furthermore priorities may be assigned to bus masters, which each have their own processing function, “...based on various parameters...” including “bandwidth requirements... and to specify whether a particular master (i.e. processing function) is a real time or non-real time resource (col. 5, line 63 – col. 6, line 3).”) that is provided by the first functional device (col. 4, ll. 30-53); loading a second access priority value into a second counter timer, wherein the second access priority value corresponds to a different processing function that is provided by the second functional device (col. 4, ll. 30-53); where the first functional device accesses a memory bus before the second functional device when the first access priority value represents a higher priority than the second access priority value (col. 4, line 54, col. 5, line 13; The device with the highest priority is granted access to the resource.); and wherein the second functional device accesses the memory bus before the first functional device when the second access priority value represents a higher priority than the first access priority value (col. 4, line 54, col. 5, line 13; The device with the highest priority is granted access to the resource.). While Hewitt discloses the priority access values are dynamically adjustable through software programming, they do not explicitly disclose the software programming of priority access values is in response to a user request.

Wilkie teaches a system and method for dynamically altering priority of interrupts/requests. “In more recent data processing systems, the flexibility of the interrupt mechanism has been

Art Unit: 2111

enhanced by allowing the user to dynamically alter the relative priorities of the several interrupt levels (col. 1, ll. 38-41).” As an improvement to the prior art systems Wilkie teaches providing “an interrupt priority circuit which enables the user to select the interrupt signal from a particular one of a plurality of resources which is to have the highest priority (col. 2, ll. 21-26).” In addition, Wilkie teaches “an interrupt priority circuit which allows the user to dynamically change the interrupt signal from a particular one of a plurality of resources so as to have the highest priority (col. 2, ll. 26-31).”

It would have been obvious to one of ordinary skill in the art at the time of the applicant’s invention to implement the teachings of Wilkie into the bus arbitration system of Hewitt such that the user of the Hewitt system “may dynamically alter the relative priorities of several resources (Wilkie; col. 4, ll. 44-46).” The ability to dynamically alter access priorities allows the user of a computer system to influence resource assignment thus providing the ability to customize system performance to meet specific tasks or requirements.

For claim 19 Hewitt in view of Wilkie teach:

A method of managing a memory bus, the method comprising:

- Receiving a first memory access request from a first request agent that represents a first functional device and a second memory access request from a second request agent that represents a second functional device (Hewitt; col. 3, line 61 – col. 4, line 10; Each requesting device has a unique REQ# signal);

- Loading a first access priority value into a first counter timer, wherein the first access priority value corresponds to a processing function (Hewitt; As previously stated by the Examiner in the Office Action dated March 6, 2006, “In any priority based arbitration system the assignment of priorities to devices of a computer system is performed with regards to the severity of the function performed by a device (page 2).” “In other words a device that is given priority because it requires a larger bandwidth is given priority because the *processing function* of a particular device requires the larger bandwidth.” The Hewitt supports this assertion by the Examiner when stating, “...real time bus masters which require quick access to the bus may be programmed with an initial count value (priority value) which is relatively low (indicating a higher priority)...” in addition “...bus masters which can withstand longer latencies in obtaining the bus may be programmed with initial count values which are higher (indicating a lower priority) (col. 5, ll. 50-62).” Furthermore priorities may be assigned to bus masters, which each have their own processing function, “...based on various parameters...” including “bandwidth requirements... and to specify whether a particular master (i.e. processing function) is a real time or non-real time resource (Hewitt; col. 5, line 63 – col. 6, line 3).”) that is provided by the first functional device (Hewitt; col. 4, ll. 30-53);
- Loading a second access priority value into a second counter timer, wherein the second access priority value corresponds to a different processing function that is provided by the second functional device (Hewitt; col. 4, ll. 30-53);
- Dynamically adjusting a plurality of priority access values that includes the first priority access value and the second priority access value in response to a user request (Wilkie;

Art Unit: 2111

col. 1, ll. 38-41; col. 2, ll. 21-31), wherein the plurality of priority access value are stored in a control register (Hewitt; Fig. 2, 212; col. 4, ll. 45-53);

- Where the first functional device accesses a memory bus before the second functional device when the first access priority value represents a higher priority than the second access priority value (Hewitt; col. 4, line 54, col. 5, line 13; The device with the highest priority is granted access to the resource.); and
- Wherein the second functional device accesses the memory bus before the first functional device when the second access priority value represents a higher priority than the first access priority value (Hewitt; col. 4, line 54, col. 5, line 13; The device with the highest priority is granted access to the resource.).

For claim 20 Hewitt in view of Wilkie teach:

The method of claim 19, wherein a bus elector compares the first access priority value to the second access priority value (Hewitt; Fig. 2, 202; col. 4, line 54 – col. 5, line 13).

For claim 22 Hewitt in view of Wilkie teach:

The method of claim 19, wherein the first access priority value represents the higher priority when the first access priority value is lower than the second access priority value (Hewitt; col. 4, line 11 – col. 5, line 20).

For claim 23 Hewitt in view of Wilkie teach:

The method of claim 22, further comprising:



- Starting a first clock cycle when the first functional device accesses the memory bus; and decrementing the second access priority value after the first clock cycle has expired (Hewitt; As previously stated in the Office Action dated October 28, 2005 the counters of Hewitt are updated on a clock cycle basis such that the level of arbitration priority is increased as a function of time. Therefore the priority values of devices not granted access to the system resource are decremented (increased in priority). Col. 4, ll. 1 line – col. 5, line 20).

For claim 24 Hewitt in view of Wilkie teach:

The method of Claim 23, further comprising:

- Receiving a third memory access request from a third request agent that represents a third functional device (Hewitt; col. 3, line 61 – col. 4, line 10; Each requesting device has a unique REQ# signal);
- Loading a third access priority value into a third counter timer, wherein the third access priority value corresponds to another processing function that is provided by the third functional device (Hewitt; col. 4, ll. 30-53);
- Wherein the second functional device has priority access to the memory bus when the decremented second access priority value represents a higher priority than the third access priority value (Hewitt; col. 4, line 54, col. 5, line 13; The device with the highest priority is granted access to the resource. Furthermore counters are decremented to insure fairness [col. 5, ll. 14-20].); and

Art Unit: 2111

- Wherein the third functional device has priority access to the memory bus when the third access priority value represents a higher priority than the decremented second access priority value (Hewitt; col. 4, line 54, col. 5, line 13; The device with the highest priority is granted access to the resource. Furthermore counters are decremented to insure fairness [col. 5, ll. 14-20].).

For claim 25 Hewitt in view of Wilkie teach:

The method of claim 24, further comprising:

- Decrementing the third access priority value, when the second functional device accesses the memory bus and a second clock cycle ends (Hewitt; col. 5, ll. 14-20);
- Receiving a next memory request from the second request again (Hewitt; col. 5, ll. 19-20, “if the master reasserts its bus request signal”);
- Resetting the decremented second has priority access to priority value to the second access priority value (Hewitt; col. 5, ll. 16-19); and
- Wherein the second functional device has priority access to the memory bus when the second access priority value represents a higher priority than the decremented third access priority value (Hewitt; col. 4, line 54, col. 5, line 13; The device with the highest priority is granted access to the resource. Furthermore counters are decremented to insure fairness [col. 5, ll. 14-20].); and
- Where the third functional device accesses the memory bus when the decremented third access priority value represents a higher priority than the second access priority value (Hewitt; col. 4, line 54, col. 5, line 13; The device with the highest priority is granted

Art Unit: 2111

access to the resource. Furthermore counters are decremented to insure fairness [col. 5, ll. 14-20].).

For claim 26 Hewitt in view of Wilkie teach:

The method of claim 19, further comprising:

- Determining whether the memory bus is locked; and preventing the first functional device and the second functional device from accessing the memory bus when the memory bus is locked (Hewitt; col. 6, ll. 15-22).

For claim 29 Hewitt in view of Wilkie teach:

A system to manage a memory bus, the system comprising:

- A memory bus (Hewitt; Fig. 1, 120) configured to communication with a first functional device (Hewitt; Fig. 1, devices 122, 140, 170, 172, 174 and 176; col. 3, ll. 39-51) that provides a first processing function and with a second functional device that provides a second processing function (Hewitt; Fig. 1, devices 122, 140, 170, 172, 174 and 176; col. 3, ll. 39-51);
- Wherein the first functional device is represented by a first request agent and the second functional device is represented by a second request agent (Hewitt; col. 3, line 61 – col. 4, line 10; Each requesting device has a unique REQ# signal);

- A control register configured to store a first access priority value associated with the first request agent and a second access priority value associated with the second request agent (Hewitt; Fig. 2, 212; col. 4, ll. 45-53);
- Wherein the first access priority value corresponds to the first processing function and the second access priority value corresponds to the second processing function (Hewitt; As previously stated by the Examiner in the Office Action dated March 6, 2006, “In any priority based arbitration system the assignment of priorities to devices of a computer system is performed with regards to the severity of the function performed by a device (page 2).” “In other words a device that is given priority because it requires a larger bandwidth is given priority because the *processing function* of a particular device requires the larger bandwidth.” The Hewitt supports this assertion by the Examiner when stating, “...real time bus masters which require quick access to the bus may be programmed with an initial count value (priority value) which is relatively low (indicating a higher priority)...” in addition “...bus masters which can withstand longer latencies in obtaining the bus may be programmed with initial count values which are higher (indicating a lower priority) (Hewitt; col. 5, ll. 50-62).” Furthermore priorities may be assigned to bus masters, which each have their own processing function, “...based on various parameters...” including “bandwidth requirements... and to specify whether a particular master (i.e. processing function) is a real time or non-real time resource (Hewitt; col. 5, line 63 – col. 6, line 3).”; *also see col. 6, ll. 23-30*);

Art Unit: 2111

- Wherein the control register is configured to dynamically adjust a plurality of priority access values that includes the first priority access value and the second priority access value in response to a user request (Wilkie; col. 1, ll. 38-41; col. 2, ll. 21-31)
- A control unit (Hewitt; Fig. 1 & 2, 180) configured to load the first access priority value into a first counter timer when the first request agent issues a first memory access request, and to load the second access priority value into a second counter timer when the second request agent issues a second memory access request (Hewitt; col. 4, line 23 – col. 6, line 22);
- Wherein the first functional device accesses the memory bus before the second functional device when the first access priority value represents a higher priority than the second access priority value (Hewitt; col. 4, line 54, col. 5, line 13; The device with the highest priority is granted access to the resource.); and
- Wherein the second functional device accesses the memory bus before the first functional device when the second access priority value represents a higher priority than the first access priority value (Hewitt; col. 4, line 54, col. 5, line 13; The device with the highest priority is granted access to the resource.).

For claim 30 Hewitt in view of Wilkie teach:

The system of claim 29, wherein the first memory access request and the second memory access request are received by a bus arbiter (Hewitt; col. 3, line 61 – col. 4, line 10).

For claim 31 Hewitt in view of Wilkie teach:

Art Unit: 2111

The system of claim 29, further comprising a bus elector coupled to the first counter timer and the second counter timer, wherein the bus elector is configured to compare the first access priority value to the second access priority value (Hewitt; Fig. 2, 202; col. 4, line 54 – col. 5, line 13).

For claim 32 Hewitt in view of Wilkie teach:

The system of claim 29, wherein the first functional device and the second functional device are included within a moving picture experts group (MPEG) video codec processor (Hewitt; col. 6, ll. 23-30).

For claim 33 Hewitt in view of Wilkie teach:

The system of claim 29, further comprising a control unit coupled to the request agents for respectively receiving corresponding request for access to the memory bus (Hewitt; Fig. 1 & 2, 180; col. 4, line 23 – col. 6, line 22).

For claim 34 Hewitt in view of Wilkie teach:

The system of claim 29, wherein the first functional device and the second functional device are selected from a group consisting of memory controller, image processors, motion estimation processors, and host/peripheral interfaces (Hewitt; col. 6, ll. 23-30; col. 3, line 39 – col. 4, line 10).

For claim 35 Hewitt in view of Wilkie teach:

Art Unit: 2111

The system of claim 29, wherein the first access priority value represents a first maximum latency count and the second access priority value represent a second maximum latency count (Hewitt; col. 4, line 11 – col. 5, line 20).

For claim 36 Hewitt in view of Wilkie teach:

The system of claim 29, further comprising a plurality of clocks that time a clock cycle when the memory bus is accessed (Hewitt; Col. 4, ll. 1 line – col. 5, line 20; col. 6, ll. 15-22).

For claim 37 Hewitt in view of Wilkie teach:

The system of claim 36, further comprising a bus release mechanism, wherein the plurality of clocks begin the clock cycle when the bus release mechanism releases the first functional device or the second functional device to access the memory bus (Hewitt; Col. 4, ll. 1 line – col. 5, line 20; col. 6, ll. 15-22).

For claim 38 Hewitt in view of Wilkie teach:

The system of claim 36, further comprising a bus release mechanism, wherein the bus release mechanism releases the first functional device or the second functional device to access the memory bus after at least one of the plurality of clocks begin to time the clock cycle (Hewitt; Col. 4, ll. 1 line – col. 5, line 20; col. 6, ll. 15-22).

For claim 39 Hewitt in view of Wilkie teach:

Art Unit: 2111

The method of claim 1, further comprising dynamically adjusting a granularity of at least one timer of a plurality of timers in response to a user request, wherein the plurality of timers includes the first counter timer and the second counter timer (As noted above Hewitt discloses a plurality of counters which count down from an initial value [col. 4, ll. 54-67]. “The closer a particular counter unit is to a value of 0, the higher the priority level given by arbitration control unit 202.” Hewitt in view of Wilkie [as discussed above] teach of the ability for a user request to change the initial count value. Changing the initial count value, by definition, is adjusting the granularity of the counter because it limits the number of times the counter can be decremented before reaching the highest priority value of 0.).

***Claim Rejections - 35 USC § 103***

7. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

8. Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hewitt in view of Wilkie and further in view of what was well known in the art at the time of applicant's invention as evidenced by Yakashiro (US Patent No. 6,226,702).

The Examiner has previously shown that the invention of Hewitt selects competing requests on the basis of the smallest counter value representing a highest priority. Subtracting one from the current priority grade value of all denied sources dynamically alters the priority grade.

OFFICIAL NOTICE is taken that it would have been obvious to one of ordinary skill in the



Art Unit: 2111

pertinent art to add one to the initial priority grade values instead of subtracting one. The addition of one to all denied sources and the selection of the largest priority grade is functionally equivalent to subtracting one from all denied sources and selecting the competing source with the smallest priority grade. The Examiner respectfully submits that there is no significant novelty in implementing an addition/selecting largest priority value scheme over a subtraction/selecting smallest priority value scheme since the two schemes are functionally equivalent as evidenced by Yakashiro.

Yakashiro discloses a priority scheme similar to Hewitt in that counters are used to determine the priority of competing resources. The highest priority resource is chosen by comparing the values of each resources' counter and selecting the resource whose counter is either the smallest or largest value. Choosing a smallest value instead of a largest value is merely an alternative implementation that one of ordinary skill in the art at the time of applicant's invention would have found obvious to implement (as evidenced by col. 24, ll. 19-42). *Please see MPEP §2144.03.*

### ***Conclusion***

9. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after

Art Unit: 2111

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan M. Stiglic whose telephone number is 571.272.3641. The examiner can normally be reached on Monday - Friday (6:00-3:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571.272.3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

RMS



**PAUL R. MYERS**  
**PRIMARY EXAMINER**